预览加载中，请您耐心等待几秒...

65nmCMOS工艺下低功耗流水线ADC的研究与设计的中期报告.docx

预览
1/2
2/2

在线预览结束，喜欢就下载吧，查找使用更方便

下载提示 文本预览

如果您无法下载资料，请参考说明：

1、部分资料下载需要金币，请确保您的账户上有足够的金币

2、已购买过的文档，再次下载不重复扣费

3、资料包下载后请先用软件解压，在使用对应软件打开

65nmCMOS工艺下低功耗流水线ADC的研究与设计的中期报告 Abstract Thismid-termreportsummarizestheresearchanddesignofalow-powerpipelineADCin65nmCMOStechnology.Thedesignconsistsofa10-bitpipelinedADCarchitecturewithaninputsignalrangeof0-1Vandasamplingrateof100MS/s.Thisreportdescribesthedesignmethodology,circuitanalysis,simulationresults,andlayoutoftheADC. Introduction Analog-to-digitalconverters(ADCs)playanimportantroleinmodernelectronicsystemsthatrequiretheconversionofanalogsignalstodigitalsignals.ThepipelinedADCarchitectureisapopularchoiceforhigh-speed,high-resolutionapplicationsduetoitsexcellentperformanceandscalability.Lowpowerconsumptionisalsoacriticalrequirementformanyportableandbattery-operatedsystems.Inthisproject,weaimtodesignalow-powerpipelineADCthatmeetstherequirementsofhighspeedandhighresolution. DesignMethodology ThedesignmethodologyofthepipelineADCincludessystem-levelarchitecturedesign,circuit-levelanalysisandsimulations,layoutdesign,andpost-layoutsimulation.Inthesystem-levelarchitecturedesign,weselecteda10-bitpipelineADCduetoitssimplicityandhighperformance.Thecircuit-levelanalysisandsimulationswereperformedusingCadenceVirtuosotools,includingSpectreandSpectreRF. CircuitAnalysis ThepipelineADCconsistsofseveralstages,includingsample-and-hold(S/H)circuit,gainstage,residueamplifier,anddigital-to-analogconverter(DAC).IntheS/Hcircuit,acapacitanceof2.5pFisusedtosampletheinputsignal,andatransmissiongateisusedtoholdthesampledsignal.Thegainstageusesatelescopiccascodestructurewithaloadcapacitanceof3pFtoamplifythesignal.Theresidueamplifierconsistsofadifferentialamplifierwithagainof1andanoutputcommon-modefeedbackloop.TheDACisasegmentedarchitecturewith4-bitresolutionforeachsegment. SimulationResults ThepipelineADCwassimulatedinCadenceSpectreandSpectreRF.Theinputsignalwasa100MHzsinewavewithanamplitudeof1V.ThesimulationresultsshowedthattheADCachievedasignal-to-noise-and-distortionratio(SNDR)of55dB,aspurious-freedynamicrange(SFDR)of67dB,andatotalharmonicdistortion(THD)of-60dB.Thepowerconsumptiono